Ternary combinational logic gate design based on tri-valued memristors

Xiao Jing Li, Xiao Yuan Wang, Pu Li, Herbert H.C. Iu, Zhi Qun Cheng

Research output: Contribution to journalArticlepeer-review

Abstract

Traditional binary combinational logic circuits are generally obtained by cascading multiple basic logic gate circuits, using more components and complicated wiring. In contrast to the binary logic circuit design in this method, ternary combinational logic circuit implementation is more complicated. In this paper, a ternary circuit design method that does not require cascading basic ternary logic gates is proposed based on a tri-valued memristor, which can directly realize specific logic functions through a series connection of memristors. The ternary encoder, ternary decoder, ternary comparator, and ternary data selector are implemented by this method, and the effectiveness of the circuits is verified by LTspice simulations.

Original languageEnglish
Article number1292336
JournalFrontiers in Physics
Volume11
DOIs
Publication statusPublished - 2023

Cite this