Novel low power reversible binary incrementer design using quantum-dot cellular automata

J.C. Das, Debashis De

    Research output: Contribution to journalArticlepeer-review

    50 Citations (Scopus)

    Abstract

    © 2015 Elsevier B.V. All rights reserved. This paper demonstrates the design of n-bit novel low power reversible binary incrementer in Quantum-Dot Cellular Automata (QCA). The comparison of quantum cost in quantum gate based approach and in QCA based design agreed the cost efficient implementation in QCA. The power dissipation by proposed circuit is estimated, which shows that the circuit dissipates very low heat energy suitable for reversible computing. All the circuits are evaluated in terms of logic gates, circuit density and latency that confirm the faster operating speed at nano scale. The reliability of the circuit under thermal randomness is explored which describes the efficiency of the circuit.
    Original languageEnglish
    Pages (from-to)10-23
    Number of pages14
    JournalMicroprocessors and Microsystems
    Volume42
    DOIs
    Publication statusPublished - May 2016

    Fingerprint

    Dive into the research topics of 'Novel low power reversible binary incrementer design using quantum-dot cellular automata'. Together they form a unique fingerprint.

    Cite this