Nano-Programmable Logics Based on Double-Layer Anti-Facing Memristors

Jaeheum Lee, Jason K. Eshraghian, Minyoung Jeong, Fei Shan, Ho Ching Iu, Kyoungrok Cho

Research output: Contribution to journalArticle

Abstract

The memristor, as theorized by Chua in 1971 (L. Chua, IEEE Trans. Circuit Theory 18, 507 (1971)), is a two-terminal device whose resistance state is based on the history of charge flow brought about as a result of the voltage applied across its terminals. High-density regular fabrics for nanoscale memristors, such as crossbar arrays, are emerging architectures for system-on-chip (SoC) implementation, which provide both simplified structure and improved performance (W. H. Yu, et al., IEEE Trans. VLSI 20, 1012 (2012)). The advantage of using memristors as the switching devices within crossbar arrays is their nanoscale switching capability, which specifically changes their resistance state between high and low. In this paper, we propose a new nano-programmable logic array (PLA) device in the form of an on anti-facing double-layer memristor array. The PLA is composed of an AND plane and an OR plane merged onto the same layer. The AND and OR planes are stacked vertically such that each layer forms a crossbar architecture; thus, a cross section reveals two anti-facing memristors with 5 layers: the bottom metal layer, a memristive layer, the intermediate metal layer, an anti-facing memristive layer, and the top metal layer. The intermediate metal layer provides its output at the AND plane which is the input of the OR plane, and as such, the input and output nodes of the two logic functions are shared. Thus, the proposed architecture reduces the propagation delay of the AND plane by 70% by sharing the OR plane input wires. Additionally, the anti-facing architecture makes it easy to determine appropriate values for the pull-up and pull-down registers of the PLA.

Original languageEnglish
Pages (from-to)1295-1300
Number of pages6
JournalJournal of Nanoscience and Nanotechnology
Volume19
Issue number3
DOIs
Publication statusPublished - 1 Mar 2019

Fingerprint

Metalloids
Equipment and Supplies
Metals
History

Cite this

Lee, Jaeheum ; Eshraghian, Jason K. ; Jeong, Minyoung ; Shan, Fei ; Iu, Ho Ching ; Cho, Kyoungrok. / Nano-Programmable Logics Based on Double-Layer Anti-Facing Memristors. In: Journal of Nanoscience and Nanotechnology. 2019 ; Vol. 19, No. 3. pp. 1295-1300.
@article{f42b0c8805eb47b8a4316840733896d3,
title = "Nano-Programmable Logics Based on Double-Layer Anti-Facing Memristors",
abstract = "The memristor, as theorized by Chua in 1971 (L. Chua, IEEE Trans. Circuit Theory 18, 507 (1971)), is a two-terminal device whose resistance state is based on the history of charge flow brought about as a result of the voltage applied across its terminals. High-density regular fabrics for nanoscale memristors, such as crossbar arrays, are emerging architectures for system-on-chip (SoC) implementation, which provide both simplified structure and improved performance (W. H. Yu, et al., IEEE Trans. VLSI 20, 1012 (2012)). The advantage of using memristors as the switching devices within crossbar arrays is their nanoscale switching capability, which specifically changes their resistance state between high and low. In this paper, we propose a new nano-programmable logic array (PLA) device in the form of an on anti-facing double-layer memristor array. The PLA is composed of an AND plane and an OR plane merged onto the same layer. The AND and OR planes are stacked vertically such that each layer forms a crossbar architecture; thus, a cross section reveals two anti-facing memristors with 5 layers: the bottom metal layer, a memristive layer, the intermediate metal layer, an anti-facing memristive layer, and the top metal layer. The intermediate metal layer provides its output at the AND plane which is the input of the OR plane, and as such, the input and output nodes of the two logic functions are shared. Thus, the proposed architecture reduces the propagation delay of the AND plane by 70{\%} by sharing the OR plane input wires. Additionally, the anti-facing architecture makes it easy to determine appropriate values for the pull-up and pull-down registers of the PLA.",
author = "Jaeheum Lee and Eshraghian, {Jason K.} and Minyoung Jeong and Fei Shan and Iu, {Ho Ching} and Kyoungrok Cho",
year = "2019",
month = "3",
day = "1",
doi = "10.1166/jnn.2019.16239",
language = "English",
volume = "19",
pages = "1295--1300",
journal = "Journal of Nanoscience and Nanotechnology",
issn = "1533-4880",
publisher = "American Scientific Publishers",
number = "3",

}

Nano-Programmable Logics Based on Double-Layer Anti-Facing Memristors. / Lee, Jaeheum; Eshraghian, Jason K.; Jeong, Minyoung; Shan, Fei; Iu, Ho Ching; Cho, Kyoungrok.

In: Journal of Nanoscience and Nanotechnology, Vol. 19, No. 3, 01.03.2019, p. 1295-1300.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Nano-Programmable Logics Based on Double-Layer Anti-Facing Memristors

AU - Lee, Jaeheum

AU - Eshraghian, Jason K.

AU - Jeong, Minyoung

AU - Shan, Fei

AU - Iu, Ho Ching

AU - Cho, Kyoungrok

PY - 2019/3/1

Y1 - 2019/3/1

N2 - The memristor, as theorized by Chua in 1971 (L. Chua, IEEE Trans. Circuit Theory 18, 507 (1971)), is a two-terminal device whose resistance state is based on the history of charge flow brought about as a result of the voltage applied across its terminals. High-density regular fabrics for nanoscale memristors, such as crossbar arrays, are emerging architectures for system-on-chip (SoC) implementation, which provide both simplified structure and improved performance (W. H. Yu, et al., IEEE Trans. VLSI 20, 1012 (2012)). The advantage of using memristors as the switching devices within crossbar arrays is their nanoscale switching capability, which specifically changes their resistance state between high and low. In this paper, we propose a new nano-programmable logic array (PLA) device in the form of an on anti-facing double-layer memristor array. The PLA is composed of an AND plane and an OR plane merged onto the same layer. The AND and OR planes are stacked vertically such that each layer forms a crossbar architecture; thus, a cross section reveals two anti-facing memristors with 5 layers: the bottom metal layer, a memristive layer, the intermediate metal layer, an anti-facing memristive layer, and the top metal layer. The intermediate metal layer provides its output at the AND plane which is the input of the OR plane, and as such, the input and output nodes of the two logic functions are shared. Thus, the proposed architecture reduces the propagation delay of the AND plane by 70% by sharing the OR plane input wires. Additionally, the anti-facing architecture makes it easy to determine appropriate values for the pull-up and pull-down registers of the PLA.

AB - The memristor, as theorized by Chua in 1971 (L. Chua, IEEE Trans. Circuit Theory 18, 507 (1971)), is a two-terminal device whose resistance state is based on the history of charge flow brought about as a result of the voltage applied across its terminals. High-density regular fabrics for nanoscale memristors, such as crossbar arrays, are emerging architectures for system-on-chip (SoC) implementation, which provide both simplified structure and improved performance (W. H. Yu, et al., IEEE Trans. VLSI 20, 1012 (2012)). The advantage of using memristors as the switching devices within crossbar arrays is their nanoscale switching capability, which specifically changes their resistance state between high and low. In this paper, we propose a new nano-programmable logic array (PLA) device in the form of an on anti-facing double-layer memristor array. The PLA is composed of an AND plane and an OR plane merged onto the same layer. The AND and OR planes are stacked vertically such that each layer forms a crossbar architecture; thus, a cross section reveals two anti-facing memristors with 5 layers: the bottom metal layer, a memristive layer, the intermediate metal layer, an anti-facing memristive layer, and the top metal layer. The intermediate metal layer provides its output at the AND plane which is the input of the OR plane, and as such, the input and output nodes of the two logic functions are shared. Thus, the proposed architecture reduces the propagation delay of the AND plane by 70% by sharing the OR plane input wires. Additionally, the anti-facing architecture makes it easy to determine appropriate values for the pull-up and pull-down registers of the PLA.

UR - http://www.scopus.com/inward/record.url?scp=85057103264&partnerID=8YFLogxK

U2 - 10.1166/jnn.2019.16239

DO - 10.1166/jnn.2019.16239

M3 - Article

VL - 19

SP - 1295

EP - 1300

JO - Journal of Nanoscience and Nanotechnology

JF - Journal of Nanoscience and Nanotechnology

SN - 1533-4880

IS - 3

ER -