METASTABLE BEHAVIOR IN DIGITAL SYSTEMS

Lindsay Kleeman, Antonio Cantoni

Research output: Contribution to journalArticle

70 Citations (Scopus)

Abstract

The authors consider fault-free digital circuits that can malfunction when asynchronous inputs have critical timing combinations resulting in metastable operation. This mode of failure is often overlooked in digital system design and reliability analysis. They survey developments in the study of metastable behavior and identify their relevance to digital system design and reliability. They describe and evaluate a number of techniques for reducing the probability of metastable failure, including the use of fast devices, extended decision time, a pausable clock, a Schmitt synchronizer, and redundancy and masking. They show that the use of extended decision time is the best technique for lowering the probability of synchronization failure.

Original languageEnglish
Pages (from-to)4-19
Number of pages16
JournalIEEE Design and Test of Computers
Volume4
Issue number6
DOIs
Publication statusPublished - 1 Jan 1987
Externally publishedYes

Fingerprint

Systems analysis
Digital circuits
Reliability analysis
Redundancy
Clocks
Synchronization

Cite this

@article{f528202c2195450db1e7fceb5f993a5f,
title = "METASTABLE BEHAVIOR IN DIGITAL SYSTEMS",
abstract = "The authors consider fault-free digital circuits that can malfunction when asynchronous inputs have critical timing combinations resulting in metastable operation. This mode of failure is often overlooked in digital system design and reliability analysis. They survey developments in the study of metastable behavior and identify their relevance to digital system design and reliability. They describe and evaluate a number of techniques for reducing the probability of metastable failure, including the use of fast devices, extended decision time, a pausable clock, a Schmitt synchronizer, and redundancy and masking. They show that the use of extended decision time is the best technique for lowering the probability of synchronization failure.",
author = "Lindsay Kleeman and Antonio Cantoni",
year = "1987",
month = "1",
day = "1",
doi = "10.1109/MDT.1987.295189",
language = "English",
volume = "4",
pages = "4--19",
journal = "IEEE Design and Test of Computers",
issn = "0740-7475",
publisher = "IEEE, Institute of Electrical and Electronics Engineers",
number = "6",

}

METASTABLE BEHAVIOR IN DIGITAL SYSTEMS. / Kleeman, Lindsay; Cantoni, Antonio.

In: IEEE Design and Test of Computers, Vol. 4, No. 6, 01.01.1987, p. 4-19.

Research output: Contribution to journalArticle

TY - JOUR

T1 - METASTABLE BEHAVIOR IN DIGITAL SYSTEMS

AU - Kleeman, Lindsay

AU - Cantoni, Antonio

PY - 1987/1/1

Y1 - 1987/1/1

N2 - The authors consider fault-free digital circuits that can malfunction when asynchronous inputs have critical timing combinations resulting in metastable operation. This mode of failure is often overlooked in digital system design and reliability analysis. They survey developments in the study of metastable behavior and identify their relevance to digital system design and reliability. They describe and evaluate a number of techniques for reducing the probability of metastable failure, including the use of fast devices, extended decision time, a pausable clock, a Schmitt synchronizer, and redundancy and masking. They show that the use of extended decision time is the best technique for lowering the probability of synchronization failure.

AB - The authors consider fault-free digital circuits that can malfunction when asynchronous inputs have critical timing combinations resulting in metastable operation. This mode of failure is often overlooked in digital system design and reliability analysis. They survey developments in the study of metastable behavior and identify their relevance to digital system design and reliability. They describe and evaluate a number of techniques for reducing the probability of metastable failure, including the use of fast devices, extended decision time, a pausable clock, a Schmitt synchronizer, and redundancy and masking. They show that the use of extended decision time is the best technique for lowering the probability of synchronization failure.

UR - http://www.scopus.com/inward/record.url?scp=0023549322&partnerID=8YFLogxK

U2 - 10.1109/MDT.1987.295189

DO - 10.1109/MDT.1987.295189

M3 - Article

VL - 4

SP - 4

EP - 19

JO - IEEE Design and Test of Computers

JF - IEEE Design and Test of Computers

SN - 0740-7475

IS - 6

ER -