Low-Variance Memristor-Based Multi-Level Ternary Combinational Logic

Xiao-Yuan Wang; Chuan-Tao Dong; Peng-Fei Zhou; Sanjoy Kumar Nandi; Shimul Kanti Nath; Robert G. Elliman; Herbert Ho-Ching Iu; Sung-Mo Kang; Jason K. Eshraghian

doi:10.1109/TCSI.2022.3151920

Low-Variance Memristor-Based Multi-Level Ternary Combinational Logic

Xiao-Yuan Wang, Chuan-Tao Dong, Peng-Fei Zhou, Sanjoy Kumar Nandi, Shimul Kanti Nath, Robert G. Elliman, Herbert Ho-Ching Iu, Sung-Mo Kang, Jason K. Eshraghian

School of Engineering

Research output: Contribution to journal › Article › peer-review

22 Citations (Scopus)

Original language	English
Pages (from-to)	2423-2434
Number of pages	12
Journal	IEEE Transactions on Circuits and Systems I: Regular Papers
Volume	69
Issue number	6
DOIs	https://doi.org/10.1109/TCSI.2022.3151920
Publication status	Published - 1 Jun 2022

Access to Document

10.1109/TCSI.2022.3151920

Cite this

@article{55559785691e493abd8641e56b4f3df8,

title = "Low-Variance Memristor-Based Multi-Level Ternary Combinational Logic",

author = "Xiao-Yuan Wang and Chuan-Tao Dong and Peng-Fei Zhou and Nandi, {Sanjoy Kumar} and Nath, {Shimul Kanti} and Elliman, {Robert G.} and Iu, {Herbert Ho-Ching} and Sung-Mo Kang and Eshraghian, {Jason K.}",

year = "2022",

month = jun,

day = "1",

doi = "10.1109/TCSI.2022.3151920",

language = "English",

volume = "69",

pages = "2423--2434",

journal = "IEEE Transactions on Circuits and Systems I: Regular Papers",

issn = "1549-8328",

publisher = "IEEE, Institute of Electrical and Electronics Engineers",

number = "6",

}

TY - JOUR

T1 - Low-Variance Memristor-Based Multi-Level Ternary Combinational Logic

AU - Wang, Xiao-Yuan

AU - Dong, Chuan-Tao

AU - Zhou, Peng-Fei

AU - Nandi, Sanjoy Kumar

AU - Nath, Shimul Kanti

AU - Elliman, Robert G.

AU - Iu, Herbert Ho-Ching

AU - Kang, Sung-Mo

AU - Eshraghian, Jason K.

PY - 2022/6/1

Y1 - 2022/6/1

UR - http://www.scopus.com/inward/record.url?scp=85125693941&partnerID=8YFLogxK

UR - https://www.webofscience.com/wos/woscc/full-record/WOS:000764854000001

U2 - 10.1109/TCSI.2022.3151920

DO - 10.1109/TCSI.2022.3151920

M3 - Article

SN - 1549-8328

VL - 69

SP - 2423

EP - 2434

JO - IEEE Transactions on Circuits and Systems I: Regular Papers

JF - IEEE Transactions on Circuits and Systems I: Regular Papers

IS - 6

ER -

Low-Variance Memristor-Based Multi-Level Ternary Combinational Logic

Access to Document

Other files and links

Cite this