LDD and Back-Gate Engineering for Fully Depleted Planar SOI Transistors with Thin Buried Oxide

Ran Yan, Russell Duane, Pedram Razavi, Aryan Afzalian, Isabelle Ferain, Chi-Woo Lee, Nima Dehdashti Akhavan, Bich-Yen Nguyen, Konstantin K. Bourdelle, Jean-Pierre Colinge

Research output: Contribution to journalArticle

18 Citations (Scopus)

Abstract

We investigate planar fully depleted silicon-on-insulator (SOI) MOSFETs with a thin buried oxide (BOX) and a ground plane (GP). To study the depletion effects in the lightly doped drain (LDD) and substrate, we compare different BOX/GP/LDD structure combinations. A novel GP back-gate engineering approach is introduced to improve both short-channel effects (SCEs) and LDD resistance. In this technique, an LDD/channel/LDD mirror doping structure is reproduced in the back gate underneath the thin BOX. It is shown that SCEs are rather insensitive to SOI layer thickness variations and remain well controlled for gate lengths down to 15 nm for both nMOS and pMOS transistors due to outstanding electrostatic control: 63 mV/dec subthreshold swing and 7 mV/V drain-induced barrier lowering at V(dd) = 1 V. The shift of the threshold voltage Delta V(th) with silicon film thickness T(si) down to 0.5 mV/nm is obtained. Simulations show that a 20% reduction in LDD resistance can be achieved in thin BOX devices with an optimized GP, as compared with thick BOX transistors. In addition, an improvement in drive current is also reported.

Original languageEnglish
Pages (from-to)1319-1326
Number of pages8
JournalIEEE Transactions on Electron Devices
Volume57
Issue number6
DOIs
Publication statusPublished - Jun 2010

Cite this