Binary-coded modulo-seven negator

Z. L. Budrikis; A. Cantoni; R. R. Perry

doi:10.1049/el:19710122

Binary-coded modulo-seven negator

Research output: Contribution to journal › Article › peer-review

Abstract

A circuit consisting of four NOR gates multiplies modulo-seven integers, represented by binary digits on three input lines, by six. In modulo-seven arithmetic, this is equivalent to negation, and the circuit is a negator. Negators, together with standard flip-flops and half adders, yield all primitive components needed for binary-coded modulo-seven linear sequential networks.

Original language	English
Pages (from-to)	184-185
Number of pages	2
Journal	Electronics Letters
Volume	7
Issue number	8
DOIs	https://doi.org/10.1049/el:19710122
Publication status	Published - 22 Apr 1971

Access to Document

10.1049/el:19710122

Cite this

@article{7d125f5c85fe42f78262b300801607ce,

title = "Binary-coded modulo-seven negator",

abstract = "A circuit consisting of four NOR gates multiplies modulo-seven integers, represented by binary digits on three input lines, by six. In modulo-seven arithmetic, this is equivalent to negation, and the circuit is a negator. Negators, together with standard flip-flops and half adders, yield all primitive components needed for binary-coded modulo-seven linear sequential networks.",

keywords = "Logic circuits, Sequential circuits",

author = "Budrikis, {Z. L.} and A. Cantoni and Perry, {R. R.}",

year = "1971",

month = apr,

day = "22",

doi = "10.1049/el:19710122",

language = "English",

volume = "7",

pages = "184--185",

journal = "Electronics Letters",

issn = "0013-5194",

publisher = "Institution of Engineering and Technology",

number = "8",

}

TY - JOUR

T1 - Binary-coded modulo-seven negator

AU - Budrikis, Z. L.

AU - Cantoni, A.

AU - Perry, R. R.

PY - 1971/4/22

Y1 - 1971/4/22

N2 - A circuit consisting of four NOR gates multiplies modulo-seven integers, represented by binary digits on three input lines, by six. In modulo-seven arithmetic, this is equivalent to negation, and the circuit is a negator. Negators, together with standard flip-flops and half adders, yield all primitive components needed for binary-coded modulo-seven linear sequential networks.

AB - A circuit consisting of four NOR gates multiplies modulo-seven integers, represented by binary digits on three input lines, by six. In modulo-seven arithmetic, this is equivalent to negation, and the circuit is a negator. Negators, together with standard flip-flops and half adders, yield all primitive components needed for binary-coded modulo-seven linear sequential networks.

KW - Logic circuits

KW - Sequential circuits

UR - http://www.scopus.com/inward/record.url?scp=0015051006&partnerID=8YFLogxK

U2 - 10.1049/el:19710122

DO - 10.1049/el:19710122

M3 - Article

AN - SCOPUS:0015051006

SN - 0013-5194

VL - 7

SP - 184

EP - 185

JO - Electronics Letters

JF - Electronics Letters

IS - 8

ER -

Binary-coded modulo-seven negator

Abstract

Access to Document

Other files and links

Fingerprint

Cite this