Binary-coded modulo-seven negator

Research output: Contribution to journalArticle

Abstract

A circuit consisting of four NOR gates multiplies modulo-seven integers, represented by binary digits on three input lines, by six. In modulo-seven arithmetic, this is equivalent to negation, and the circuit is a negator. Negators, together with standard flip-flops and half adders, yield all primitive components needed for binary-coded modulo-seven linear sequential networks.

Original languageEnglish
Pages (from-to)184-185
Number of pages2
JournalElectronics Letters
Volume7
Issue number8
DOIs
Publication statusPublished - 22 Apr 1971

Fingerprint

Networks (circuits)
Flip flop circuits
Adders

Cite this

Budrikis, Z. L. ; Cantoni, A. ; Perry, R. R. / Binary-coded modulo-seven negator. In: Electronics Letters. 1971 ; Vol. 7, No. 8. pp. 184-185.
@article{7d125f5c85fe42f78262b300801607ce,
title = "Binary-coded modulo-seven negator",
abstract = "A circuit consisting of four NOR gates multiplies modulo-seven integers, represented by binary digits on three input lines, by six. In modulo-seven arithmetic, this is equivalent to negation, and the circuit is a negator. Negators, together with standard flip-flops and half adders, yield all primitive components needed for binary-coded modulo-seven linear sequential networks.",
keywords = "Logic circuits, Sequential circuits",
author = "Budrikis, {Z. L.} and A. Cantoni and Perry, {R. R.}",
year = "1971",
month = "4",
day = "22",
doi = "10.1049/el:19710122",
language = "English",
volume = "7",
pages = "184--185",
journal = "Electronic Letters",
issn = "0013-5194",
publisher = "Institution of Engineering and Technology",
number = "8",

}

Binary-coded modulo-seven negator. / Budrikis, Z. L.; Cantoni, A.; Perry, R. R.

In: Electronics Letters, Vol. 7, No. 8, 22.04.1971, p. 184-185.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Binary-coded modulo-seven negator

AU - Budrikis, Z. L.

AU - Cantoni, A.

AU - Perry, R. R.

PY - 1971/4/22

Y1 - 1971/4/22

N2 - A circuit consisting of four NOR gates multiplies modulo-seven integers, represented by binary digits on three input lines, by six. In modulo-seven arithmetic, this is equivalent to negation, and the circuit is a negator. Negators, together with standard flip-flops and half adders, yield all primitive components needed for binary-coded modulo-seven linear sequential networks.

AB - A circuit consisting of four NOR gates multiplies modulo-seven integers, represented by binary digits on three input lines, by six. In modulo-seven arithmetic, this is equivalent to negation, and the circuit is a negator. Negators, together with standard flip-flops and half adders, yield all primitive components needed for binary-coded modulo-seven linear sequential networks.

KW - Logic circuits

KW - Sequential circuits

UR - http://www.scopus.com/inward/record.url?scp=0015051006&partnerID=8YFLogxK

U2 - 10.1049/el:19710122

DO - 10.1049/el:19710122

M3 - Article

VL - 7

SP - 184

EP - 185

JO - Electronic Letters

JF - Electronic Letters

SN - 0013-5194

IS - 8

ER -