BEHAVIOURAL DESCRIPTION AND VLSI VERIFICATION.

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

Validation of VLSI design correctness by formal proof is an alternative to the traditional approach which utilizes simulation. Formal verification requires the description of the behavior of designs and design specifications, resulting in the development of behavioral description. These differ from inherently structural hardware description languages HDLs in that they not only allow behavior and structure to be described, they also support formal behavioral analysis using mathematical techniques. Necessary features of a behavioral description language are presented and the application of this language to VLSI description, design and verification is illustrated.

Original languageEnglish
Pages (from-to)127-137
Number of pages11
JournalIEE Proceedings E: Computers and Digital Techniques
Volume133
Issue number3
DOIs
Publication statusPublished - 1 Jan 1986
Externally publishedYes

Fingerprint

Computer hardware description languages
Specifications
Formal verification

Cite this

@article{7433ab2ec3e9469a90c24585dbe48d57,
title = "BEHAVIOURAL DESCRIPTION AND VLSI VERIFICATION.",
abstract = "Validation of VLSI design correctness by formal proof is an alternative to the traditional approach which utilizes simulation. Formal verification requires the description of the behavior of designs and design specifications, resulting in the development of behavioral description. These differ from inherently structural hardware description languages HDLs in that they not only allow behavior and structure to be described, they also support formal behavioral analysis using mathematical techniques. Necessary features of a behavioral description language are presented and the application of this language to VLSI description, design and verification is illustrated.",
author = "Milne, {G. J.}",
year = "1986",
month = "1",
day = "1",
doi = "10.1049/ip-e.1986.0017",
language = "English",
volume = "133",
pages = "127--137",
journal = "IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES",
issn = "0143-7062",
publisher = "Institution of Electrical Engineers (IEE)",
number = "3",

}

BEHAVIOURAL DESCRIPTION AND VLSI VERIFICATION. / Milne, G. J.

In: IEE Proceedings E: Computers and Digital Techniques, Vol. 133, No. 3, 01.01.1986, p. 127-137.

Research output: Contribution to journalArticle

TY - JOUR

T1 - BEHAVIOURAL DESCRIPTION AND VLSI VERIFICATION.

AU - Milne, G. J.

PY - 1986/1/1

Y1 - 1986/1/1

N2 - Validation of VLSI design correctness by formal proof is an alternative to the traditional approach which utilizes simulation. Formal verification requires the description of the behavior of designs and design specifications, resulting in the development of behavioral description. These differ from inherently structural hardware description languages HDLs in that they not only allow behavior and structure to be described, they also support formal behavioral analysis using mathematical techniques. Necessary features of a behavioral description language are presented and the application of this language to VLSI description, design and verification is illustrated.

AB - Validation of VLSI design correctness by formal proof is an alternative to the traditional approach which utilizes simulation. Formal verification requires the description of the behavior of designs and design specifications, resulting in the development of behavioral description. These differ from inherently structural hardware description languages HDLs in that they not only allow behavior and structure to be described, they also support formal behavioral analysis using mathematical techniques. Necessary features of a behavioral description language are presented and the application of this language to VLSI description, design and verification is illustrated.

UR - http://www.scopus.com/inward/record.url?scp=0022723012&partnerID=8YFLogxK

U2 - 10.1049/ip-e.1986.0017

DO - 10.1049/ip-e.1986.0017

M3 - Article

VL - 133

SP - 127

EP - 137

JO - IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES

JF - IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES

SN - 0143-7062

IS - 3

ER -