A new synchronizer design

Jacqueline Walker; Antonio Cantoni

doi:10.1109/12.544488

A new synchronizer design

Jacqueline Walker, Antonio Cantoni

Research output: Contribution to journal › Article › peer-review

4 Citations (Web of Science)

Abstract

A new synchronizer design is presented. Current synchronizer designs have certain disadvantages, both in characterization and in the tradeoff between settling time and sampling rate, which are overcome in the new design. Two possible implementations of the synchronizer are discussed.

Original language	English
Pages (from-to)	1308-1311
Number of pages	4
Journal	IEEE Transactions on Computers
Volume	45
Issue number	11
DOIs	https://doi.org/10.1109/12.544488
Publication status	Published - 1 Dec 1996

Access to Document

10.1109/12.544488

Cite this

@article{f5a472d7fb4f47a395175fb7beecddf1,

title = "A new synchronizer design",

abstract = "A new synchronizer design is presented. Current synchronizer designs have certain disadvantages, both in characterization and in the tradeoff between settling time and sampling rate, which are overcome in the new design. Two possible implementations of the synchronizer are discussed.",

keywords = "Asynchronous, Flip-flop, Metastability, Synchronization, Synchronizer, Synchronizer design, Synchronous digital systems",

author = "Jacqueline Walker and Antonio Cantoni",

year = "1996",

month = dec,

day = "1",

doi = "10.1109/12.544488",

language = "English",

volume = "45",

pages = "1308--1311",

journal = "IEEE Transactions on Computers",

issn = "0018-9340",

publisher = "Wiley-IEEE Press",

number = "11",

}

TY - JOUR

T1 - A new synchronizer design

AU - Walker, Jacqueline

AU - Cantoni, Antonio

PY - 1996/12/1

Y1 - 1996/12/1

N2 - A new synchronizer design is presented. Current synchronizer designs have certain disadvantages, both in characterization and in the tradeoff between settling time and sampling rate, which are overcome in the new design. Two possible implementations of the synchronizer are discussed.

AB - A new synchronizer design is presented. Current synchronizer designs have certain disadvantages, both in characterization and in the tradeoff between settling time and sampling rate, which are overcome in the new design. Two possible implementations of the synchronizer are discussed.

KW - Asynchronous

KW - Flip-flop

KW - Metastability

KW - Synchronization

KW - Synchronizer

KW - Synchronizer design

KW - Synchronous digital systems

UR - http://www.scopus.com/inward/record.url?scp=0030289809&partnerID=8YFLogxK

U2 - 10.1109/12.544488

DO - 10.1109/12.544488

M3 - Article

AN - SCOPUS:0030289809

SN - 0018-9340

VL - 45

SP - 1308

EP - 1311

JO - IEEE Transactions on Computers

JF - IEEE Transactions on Computers

IS - 11

ER -

A new synchronizer design

Abstract

Access to Document

Other files and links

Fingerprint

Cite this